The Flight Control System 20 (FCS20) is a compact, self-contained Guidance, Navigation, and Control system that has recently been developed to enable advanced autonomous behavior in a wide range of Unmanned Aerial Vehicles (UAVs). The FCS20 uses a floating point Digital Signal Processor (DSP) for high level serial processing, a Field Programmable Gate Array (FPGA) for low level parallel processing, and GPS and Micro Electro Mechanical Systems (MEMS) sensors. In addition to guidance, navigation, and control functions, the FCS20 is capable of supporting advanced algorithms such as automated reasoning, artificial vision, and multi-vehicle interaction. The unique contribution of this paper is that it gives a complete overview of the FCS20 GN&C system, including computing, communications, and information aspects. Computing aspects of the FCS20 include details about the design process, hardware components, and board configurations, and specifications. Communications aspects of the FCS20 include descriptions of internal and external data flow. The information section describes the FCS20 Operating System (OS), transformation from body frame to inertial frame T b−>i [3] third row of T b−>i t k
I. Introduction
A S the capabilities of Unmanned Aerial Vehicles (UAVs) expand, increasing demands are being placed on the hardware and software that comprise their Guidance, Navigation, and Control (GN&C) systems. In addition to standard functions such as data acquisition, filtering, stability augmentation, and tracking control, state-of-the-art GN&C systems must now support more advanced functions such as automated decision making, obstacle avoidance, target acquisition, target tracking, artificial vision, and interaction with other manned and unmanned systems. Furthermore, interest in small, mini, and micro UAVs is growing. So, while GN&C system performance requirements are increasing, the acceptable form factors (size and weight) of these systems are decreasing.
A small, integrated GN&C hardware and software system, referred to as the Flight Control System Version 20 (FCS20), has recently been developed to maximize this ratio of performance to size, with the capability of supporting advanced algorithms in a very compact package. The FCS20 uses both Field Programmable Gate Array (FPGA) and Digital Signal Processor (DSP) technology to enable custom vehicle interfacing and fast sequential processing of high-level GN&C algorithms.
This miniature computer uses its floating point Digital Signal Processor (DSP) for high level serial processing, its Field Programmable Gate Array (FPGA) for low level parallel processing, and Micro Electro Mechanical Systems (MEMS) sensors. In addition to controlling the vehicle, the FCS20 can also support payload control, image processing, communications interfaces (encryption), vehicle health monitoring, and other high level algorithms. Using a single FCS20 to support these systems differs from the more traditional approach of using separate and dedicated hardware components.
The maximization of the performance-to-size ratio in the FCS20 was achieved largely during the design process by creating a "purebred" system for GN&C type applications. Many modern flight control systems are rendered bulkier and more inefficient by hardware, operating systems, and low level software that contain a great deal of overhead functionality, such as video and sound outputs, keyboard data entry, GUIs, etc. The FCS20, on the other hand, uses very streamlined and specialized hardware and software systems that can support high levels of performance with relatively low power and space requirements. Furthermore, the FCS20 still retains much of the flexibility and functionality of larger systems due to its expandability and programmability.
To support customization for a wide range of applications, the FCS20 uses a modular building block strategy to link its various components. The basic modules of the FCS20 are the EC20 processor board and the SB20 sensor/power board. A minimal FCS20 system consists of one EC20 board and one SB20 board, usually set up with the boards connected back to back. Expanded bank or stack configurations with multiple EC20 boards or other application-specific boards can be assembled in various physical arrangements.
While the FCS20 may be slightly more expensive (due to its FPGA) than other small, commercially available, stand-alone GN&C hardware/software systems, it offers advantages in terms of both size and performance. Some commercially available systems include the Piccolo by Cloudcap Technolgy, 1 the MP2028 g by Micropilot, 2 the AP50 by UAV Flight Systems, Inc., 3 and the GS111 m by Athena Controls. 4 These systems all use similar sensor suites as well as processors for data acquisition, filtering, and control and I/O for interfacing with servos, data links, etc. They also all offer multiple control modes, such as airspeed and altitude control and 3D way-point navigation. All of these systems include ground support software and are designed to operate with a wide variety of UAV platforms. In terms of size, only the Micropilot MP2028 g is smaller than the FCS20, with a 100 × 40 mm board plan-form versus an 85 × 55 mm FCS20 board. In terms of sensing performance, the capabilities of all five systems are comparable. They all incorporate inertial rate gyros and accelerometers, altitude sensors, and integrated GPS, as well as some type of filter to estimate attitude. However, of the five systems, only the FCS20 offers the computing flexibility and performance of both a DSP and an FPGA, and is capable of supporting advanced functions such as automated decision making, obstacle avoidance, target acquisition, artificial vision, etc.
The FCS20 can also be compared to several COTS products that contain both DSPs and FPGAs on the same board. These include the ADDS-21261/Cyclone Evaluation Platform, 5 the Micro-Line C6713Compact, 6 and the SignalWave. 7 The ADDS-21261/Cyclone is produced by Danville Signal, Analog Devices, Altera, and Arrow Electronics. This system combines an Analog Devices ADSP-21261 DSP and an Altera EP1C3 Cyclone FPGA on a single board. The Micro-Line C6713Compact is produced by Traquair. It incorporates a high performance TMS320C6713 floating-point DSP Processor, a Virtex-II FPGA, an IEEE 1394 FireWire communications interface, up to 64MBytes of SDRAM, and 8MBytes of FLASH ROM. The SignalWave is produced by Lyrtech. It uses a Texas Instruments TMS320C6713TM DSP, a 3M gates Xilinx Virtex-IITM FPGA, and high speed ADC and DAC up to 65 MHz. While the SignalWave is intended for use with audio systems, the Cyclone and the Micro-Line are both general use systems. All of these systems are capable of interfacing with a wide variety of peripheral devices; however, none has a dedicated sensor board suitable for autonomous UAV operations, nor are the authors aware of any of these systems having been used for UAV operations.
This paper focuses first on three major aspects of the FCS20: computing, communications, and information. The computing aspects of the FCS20 include details about the design process, hardware components, board configurations, and specifications for EC20 Processor board and the SB20 Sensor/Power board. The communications aspects of the FCS20 include descriptions of internal and external data flow. The information section describes the FCS20 Operating System (OS), the Support Vehicle Interface Library (SVIL), the Navigation Kalman filter, and the neural network based adaptive controller. Finally, flight test results of the FCS20 controlling an 11-inch ducted fan are presented. The result is a clear illustration that future small UAV systems can potentially take advantage of far more complex onboard processing than is the case today. Along the way, several specific methods are described; methods that are part of one approach to achieving this objective.
II. Computing:
The FCS20 Hardware A. The EC20 Processor Board
EC20 Background
The EC20 Processor board handles FCS20 processing and internal and external communications. Early design approaches for the FCS20 utilized COTS components, such as cell phones and Personal Digital Assistants (PDAs), that already included many of the necessary hardware features, but these designs did not achieve desired performance levels and were thus discarded. Other preliminary designs involved systems based solely on FPGAs. However, these pure-FPGA systems required that a floating-point core be implemented in the FPGA, which would have resulted in a loss of flexibility and cost efficiency.
To illustrate, a typical FPGA chip with 11,000 Logic Cells (LCs) costs approximately $220.00 or $0.02 per LC. A 40 Mflop floating point core processor (VHDL module) implemented in the FPGA would use 5000 LCs or roughly $100.00 worth of the LCs on the FPGA. On the other hand, a much more powerful 1.35 Gflop floating point DSP costs only about $35.00 and would not occupy any of the resources on the FPGA. Thus, the decision to incorporate a DSP onto the same board as the FPGA ultimately promised the best combination of high performance and low cost. The use of floating point DSP processing also simplified the programming of many of the guidance, navigation, and control functions.
Another important design decision stemmed from the desire to avoid transferring high-speed signals between boards. Thus, all high-speed components were placed on the EC20, while the lower speed components were relegated to the SB20.
This solution, in which a fast sequential processing core in the DSP is supported by a parallel system of lower-level support components in the FPGA, was implemented with a Texas Instruments 225 MHz Floating Point TMS320C6713 DSP along with an Altera 1M gate Stratix FPGA. In addition, the EC20 includes a high-speed internal data bus and few external interrupts, allowing the DSP to spend more time on high speed processing and less time on data transfers.
EC20 Hardware Components
The EC20 processor board has seven main components: the DSP, the FPGA, the AMD flash memory, two Micron SDRAMs, a Pericon clock driver, and a power supervisor. The Texas Instruments TMS320C6713 DSP and 780 pin ALTERA Stratix EP1S10 FPGA were chosen based on their capabilities and footprints, as well as previous experience by the authors. The 3 memory blocks, the clock driver, and the power supervisor were chosen mainly for their compact Ball Grade Array (BGA) footprints.
EC20 Board Configuration
The left half of Fig. 1 shows the relative locations of the main hardware components and headers on the EC20 processor board. The right half of the figure shows a screenshot of the high level PCB diagram of the board. On the EC20, a 32 bit internal bus connects the FPGA to the DSP and acts as a conduit for information flow between the two. As can be seen in Fig. 1 (left) , SDRAM #1 is connected directly to the internal bus for use by the DSP. SDRAM #2 is used solely by the FPGA. The Flash memory, which is the only nonvolatile component on the board, holds the FPGA image and DSP software.
The clock driver generates the frequencies required for use by the DSP and FPGA, and the power supervisor holds the processor in reset until all voltages are at approved levels during power up. Headers P1 through P6 are used for interfacing the EC20 with the SB20 and other external components such as sensors, actuators, communications equipment, etc.
The components were arranged on the board to minimize total board size. A priority was keeping the internal bus as short as possible while still keeping the bus-accessible memory close to the bus. As a result, the DSP and FPGA are located very close to each other, and a short 32-bit parallel bus runs directly between them with just enough space to allow nearby placement of the bus accessible SDRAM and flash memory (See Fig. 1, left) . Also, keeping the I/O connectors close to the FPGA I/O pins minimizes trace lengths, and thus the headers (P1-P6 in Fig. 1 , left) are located very close to the edges of the FPGA. After placing the DSP, FPGA, bus, memory, and headers, the other components were arranged to minimize total required trace lengths. Once the general layout had been determined, the whole configuration was condensed onto a board the size of a credit card. The dimensions of the resulting board are labeled in Fig. 2 . 
EC20 Processor Board Specifications Summary
The EC20 contains all of the components required for fast data processing, including a total of 32Mbytes of SDRAM and 8Mbytes of configuration FLASH memory. Other items include power saving circuitry, 110 general purpose IO-pins, optional remote configuration control and dedicated board-to-board fast differential serial lines that operate at up to 840Mb/s. EC20 specifications are given below. The SB20 sensor/power board was designed to be compatible with the EC20 processor board and provides three main functions: supplying regulated and filtered power to the system, supporting onboard or external navigation sensors, and serving as an interface to external components.
SB20 Hardware Components
The eight main sensor components of the SB20 consist of three Analog Devices ADXR300 rate gyros, two Analog Devices ADXL210E 2-axis 10 g accelerometers, a µBlox GPS module, and Freescale absolute and differential pressure sensors. The board also contains four voltage regulators and level converters for the input/output pins used to interface with servos/actuators and other components.
SB20 Board Configuration
The left half of Fig. 3 shows the relative locations of the main hardware components and headers on the SB20 sensor/power board. The right half of the figure shows a screenshot of the high level PCB diagram of the board.
The SB20 uses the same form factor as the EC20 (see Fig. 2 ), with a layout such that the main headers line up when the boards are assembled back-to-back. In general, the layout of the SB20 was driven by the desire to locate the high frequency switching power regulators as far as possible from the sensitive circuitry in the analog sensors and A/D converters. As seen in Fig. 3 , the power regulators are located on the top of the board, the digital circuitry, including the RS-232 drivers and the digital section of the GPS module, are located in the middle of the board, and the analog sensors and A/D converters are located at the bottom of the board.
In order to sense accelerations and angular rates in three axes, two sub-boards were mounted perpendicular to the main board and to each other (see Fig. 3 ). Each sub-board has its own ADS8341 16 bit A/D converter. These A/D converters are located immediately opposite the sub-board mounted sensors. The analog signals from the accelerometers are routed to the A/D converters through second order low pass filters, and the PWM signals from the accelerometers are routed directly to the FPGA. The analog signal from the absolute pressure sensor is routed to an AD7708 16 bit A/D converter located on sub-board #2. This A/D converter has software controlled reference voltages to enable maximum resolution. The sensors were placed to minimize the thickness of the installed board. Consideration was given to the orientation of connectors and pressure transducer ports such that ribbon cables and pressure plumbing could be routed close to the surface of the board.
In addition, the rate gyros used in the SB20 have temperature-sensing capabilities that can be used to detect the installed operating conditions inside the enclosure. The SB20 also has an A/D channel dedicated for sensing the main power supply voltage. 
SB20 Sensor/Power Board Specifications Summary
In addition to hosting the sensor suite and distributing power to itself, the EC20, and other FCS20 components, the SB20 has four additional single ended A/D channels located on Header P4. P4 can also accept hardware and software reset signals that come from external push buttons or switches.
Highlights of the SB20 specifications are given below. 
C. FCS20 Circuit Diagrams and PCB Layouts
After selecting components and determining the general layouts for the EC20 and SB20 boards, detailed circuit diagrams and PCB layouts were developed.
The high component density of the EC20 and the SB20 necessitated careful planning of component placement, pin assignments, and manual routing. Screenshots showing the highest levels of the EC20 and SB20 PCB layouts are shown in the right halves of Fig. 1 and Fig. 3 respectively. Finally, after the routing was completed, pin designations were made for the FPGA and associated connectors.
D. FCS20 System Operation 1. FCS20 Boot Sequence and System Operation
As detailed in Section II.A, the EC20 processor board consists of a TI DSP processor, an Altera Stratix FPGA, memory, clock driver circuits, and interface headers. The DSP gives the board its sequential processing power, and the FPGA performs all low-level and parallel interface functions to external components. A 32-bit, parallel data bus enables communication between the FPGA and the DSP. As the JTAG header (See Fig. 1 ) is only used for the initial DSP software load, the DSP communicates with external components solely through the FPGA.
The DSP serves as both the system's main sequential processor and as a configuration device for the FPGA. After power has been supplied to the board and the power supervisor has released the reset-line, the DSP will boot up and load the default application from Flash memory. Then, the DSP will configure the FPGA with an image from Flash via a dedicated 8-bit configuration data bus. After the FPGA image has been loaded and the DSP has released the FPGA hardware reset line, the DSP is able to communicate with the FPGA. At this point, the softcore CPU on the FPGA becomes the system master and initiates every flight control cycle by sending the most recent sensor data to the DSP, which then processes the data and ships the results back to the FPGA.
After the FPGA has become operational, it controls the flow of data within itself and to/from the DSP. It is responsible for loading updated DSP software into Flash. It also tells the DSP which application to run, gives software reset commands to the DSP, issues interrupts, and controls the DSP core frequency. It can also order its own reconfiguration, as illustrated in the following example:
1. As power is applied to the board, the DSP starts up and loads itself and the FPGA with the configuration currently stored in Flash memory. The softcore processor in the FPGA (the Nios TM CPU) then becomes the master controller. 2. A new version of the DSP application software is to be loaded. A request is sent to the master CPU in the FPGA and shortly thereafter, the new application is loaded into Flash memory via the DSP. Data may be sent to the FPGA through any of the 110 IO pins in any desirable format, but for this example we assume that the new application is loaded through a standard RS232 serial line to a UART in the Nios TM CPU. 3. The master CPU in the FPGA then orders the DSP to either perform a software reset or simply start execution of the new code.
Asynchronous System Clocks
The DSP, the FPGA, and the internal data bus on the EC20 all operate on separate clocks. The 20 MHz oscillator (see Fig. 1 ) drives two Phase Locked Loops (PLLs) in the DSP. The first is controlled dynamically up to 225 MHz and is used for the DSP core. The second is used for the internal bus, which runs at 50 MHz.
The FPGA receives the native 20 MHz (from the oscillator) and has multiple internal PLLs that generate frequencies for various components. In the standard configuration, two PLLs are used in the FPGA, though up to twelve can be supported. The FPGA also receives the bus clock signal. The asynchronous clock domains in the FPGA require special handling in the FIFOs. Nios TM , the softcore CPU (in the FPGA), and its associated circuitry runs off one clock, and special dual-clock FIFOs are used to interface between Nios TM and the internal data bus. The advantage of this configuration is that clock frequencies for FPGA components and the internal data bus can be set independently from each other.
In summary, data from the SB20 sensor/power board is received in the EC20 through one of the 40 pin headers. It is then preprocessed in the FPGA and bundled and transferred to the DSP through a set of First-In First-Out (FIFO) queues in the FPGA. Actuator commands are then sent from the DSP back to the appropriate servo driver component in the FPGA, thus closing the main flight control loop.
Power Requirements
The FCS20 system power requirements are driven largely by the sum of the requirements for the DSP, the FPGA, and the sensors. When used in the minimum two-board FCS20 configuration, the SB20 is usually powered by a lithium polymer 11.1 Volt three-cell battery. Power in the system is split by four power regulators. 3.3 Volts is provided to both the FPGA and the DSP I/O on the EC20. 3.3 Volts is also used by the GPS and RS232 drivers on the SB20. The FPGA core requires 1.5 Volts and the DSP core requires 1.26 Volts. A linear regulator supplies 5 Volts to the inertial sensors and A/D converters.
Current consumption in the two-board configuration varies depending on the DSP clock rate and the number of FPGA Logic Cells used. At a clock speed of 225 MHz, the DSP core requires 700 mA, but at 100 MHz, the DSP requires only 100 mA. This provides a performance vs. operation-time option to the user. In general, however, the FCS20 operates at 1-3 Watts, 0.4 Watts of which is consumed by the SB20. An additional 1-3 Watts are required for each additional EC20 added to the system.
III. Communications: FCS20 Internal and External Data Flow E. Internal Data Flow
Internal data flow in the FCS20 is dominated by the communication between the DSP and the FPGA that occurs through the high-speed 32-bit internal data bus. Multiple, parallel First-In First-Out (FIFO) components inside the FPGA enable communication with the DSP from dedicated components within the FPGA, avoiding information bottlenecks and reducing time delays. The FIFOs also act as buffers between the different components, which helps ensure data integrity. Figure 4 highlights the main data flow pathways in the FCS20 system. Onboard the SB20, the analog sensors are read by the A/D converters. The accelerometers have both analog and digital outputs, and the digital outputs are sent directly to counters in the FPGA. The GPS on the SB20 communicates with the FPGA via an RS232 serial line, while the video encoder sends its output directly to an interface in the FPGA. As the FPGA receives packets of sensor data, it processes and packages the data, and sends relevant data to the DSP via the high-speed internal data bus. The data is then processed on the DSP by the guidance, navigation, and control algorithms. Control outputs are then sent back to the FPGA via the internal data bus, converted to PWM signals, and sent out to external servos. On the EC20, there is also communication between SDRAM #2 and the FPGA. SDRAM #2 is a memory block dedicated solely for use by the FPGA. SDRAM #1 is controlled by the DSP, and the Flash Memory is used to store the FPGA image and DSP software. Relevant data from the Nios TM processor is also sent to an external communications device via a dedicated serial line. The FPGA allows for future flexibility through the addition of communication interface logic, image sensor interfaces, Ethernet, USB, and encryption or other protocols. 
F. Main and Secondary Bus Descriptions
The FCS20 has two main buses. The main bus is the 32-bit parallel high-speed internal data bus, with a maximum throughput of 250 Mbps, which acts as a conduit of information flow between the FPGA and the DSP. This very short internal bus runs directly between the DSP and the FPGA with just enough extra space to allow nearby placement of the bus accessible SDRAM and Flash memory (See Fig. 1 and Fig. 4) .
The secondary bus is highly configurable and will talk only to the FPGA. The bus structure of this secondary bus was intentionally made flexible so that developers could choose a bus standard suitable for their application. The secondary bus will utilize high-speed differential serial channels from the FPGA and will be dedicated for board-to-board and other customized external communications. As configured, there are seven of these high-speed channels (rated for up to 840 Mbps) available on the 40 pin headers.
IV. Information: FCS20 Software Systems and Supported Algorithms

A. The FCS20 Operating System
The DSP in the FCS20 utilizes the MicroC/OS-II real-time operating system (RTOS). The operating system is a preemptive, multitasking kernel set up to manage up to 64 separate tasks. This kernel includes basic operating system services such as semaphores, mutual exclusion semaphores, event flags, message mailboxes, message queues, task management, fixed size memory block management, and time management functions. 8 The execution times for most services in the operating system are constant and deterministic and do not depend on the number of tasks running in the system. In the FCS20, the RTOS manages the data transfer to and from the FPGA.
B. The FCS20 Standard Vehicle Interface Library
The Standard Vehicle Interface Library (SVIL) is comprised of generic and highly capable data communication and simulation software modules that have been developed to support a large number of potential flight and simulator test configurations. 9 The lowest levels of the SVIL contain custom software modules that enable communication with different hardware components like sensors, actuators and physical communication ports. Every device driver in the SVIL is accompanied by a mathematical model of that sensor, including data packets as output by that sensor. This enables full simulation of the sensor during a variety of ground tests.
Seamless interfacing with platform independent algorithms is achieved by abstracting devices to the level of communication channels. To the algorithms, any device appears as a stream of packetized data on a particular communication channel. Communication packets in the system consist of a header and data. The header contains two synchronization bytes, a packet identifier, an indication of the packet size, and checksums for both the header and the data. Communication channels may be dynamically assigned at runtime and even rerouted during flight. Figure 5 depicts the design of the SVIL and illustrates that real and simulated devices can be mixed in any combination. For example, during laboratory work, where GPS signals are not available, simulated GPS data can be injected into the navigation system as though it is actual raw sensor data.
On many occasions, the failure or anomalous behavior of algorithms during a flight test is due to differences between the simulation setup and operational hardware. During flight, data passes through various components of hardware and software before it arrives at the navigation algorithm. Simulating these effects, which can include sampling, digitization, buffer overflows, too infrequent servicing of buffers etc. is important. A particular example occurs when sensor data from an inertial measurement unit (IMU) is available through a serial port, but the serial ring buffers are not sufficiently large to buffer more than one packet. If, at some instant, the device driver is unable to service the buffers fast enough, the ring buffer overwrites older but valid IMU packets. During flight, this phenomenon can introduce periodic or a-periodic losses of IMU packets. If a controller were developed in a simulation environment that did not account for this effect and then flight tested, vehicle behavior could result in a misdiagnosis of the problem. With the SVIL, many such problems are detected early because each device is essentially a channel, and during both simulation and development, data from the simulated device goes through the same device driver code and buffers at the same rate as it would during an actual flight.
Another important aspect of the SVIL is that in-flight recordings of sensor data channels can be played back to algorithms, effectively replicating the flight through the same flight code. Because the data is not just passively replayed, but rather is actively processed by the algorithms just as it would be during flight, this feature becomes an important diagnostic tool. Anomalous flight behaviors can be reproduced, the algorithms changed, and sensor data replayed until the problem is corrected, significantly reducing development and debugging time.
C. The Navigation Kalman Filter
An integral component of the FCS20 is the sixteen state Extended Kalman Filter (EKF) that uses data from the sensors on the SB20 processor board to generate a navigation solution that closely estimates the state of the system. 10−11 The EKF serves several important functions including: 1) estimating the orientation of the system from accelerations and angular rates, 2) removing process and measurement noise from the measurements, and 3) providing state estimates at 100 Hz, even though most sensor measurements are taken at a much slower rate.
The EKF Process Model
The EKF is described by a set of continuous and discrete equations. Equation (1) is the state vector for the EKF Process, and Equation (2) represents the continuous process model. The states in the navigation filter include: four quaternion components, three position states, three velocity states, and six accelerometer and gyro biases. (1)
Since one of the main goals of the EKF is to provide values of the Euler orientation angles for pitch, roll, and yaw (or equivalently, in this case, the four quaternion parameters) based on acceleration and angular rate measurements, the process model f is made up of the following kinematic relationships [19] :
The transformation from the body frame to the inertial frame is given by:
Equations (5) and (6) represent the discrete measurement observations and the discrete output estimate. In these equations, time t k is the time at which the k th measurement is taken.
The EKF Measurement Model
The measurement model h corresponds to the sensor measurements (except for the IMU) at the c.g. The set of equations in (7) represent the sensor measurements corrected for the effects of measurement noise and for their off-center location. In Equation (8) , z k is the vector of corrected measurements that are available to the EKF.
The Extended Kalman Filter Implementation
Equations (9) and (10) are the state estimate time update (predictor) equations, and Equations (11) and (12) are the error covariance time update equations. In these equations, the continuous derivatives (Equations (9) and (11)) are used along with standard numerical integration methods to propagate forward in time. In the case of the state estimate propagation, a 2 nd order modified Euler's method (Equation (10)) is used, whereẋ − k+1 is determined using a temporary value forx − k+1 that comes from a 1 st order Euler predictor step. In the case of the error covariance, a 1 st order Euler's method (Equation (12)) is used.ẋ
Equation (13) is the equation for the Kalman Filter gain, and Equations (14) and (15) are the state and error covariance measurement update (corrector) equations.
F k , and H k , from Equations (11), (13), and (15), are calculated as follows:
Where:
Equations (19) and (20) are generated by taking the partial derivatives of the quaternion component equations in Equation (1) with respect to the quaternion components and gyro biases, respectively. Equations (22) and (24) are generated by taking the partial derivatives of the velocity equations in (3) with respect to the quaternion components and accelerometer biases, respectively. The EKF equations (9)-(15) above are similar to those derived in. 12−13 It is interesting to note that while one of the main functions of the EKF is to estimate orientation angles based on rates and accelerations, the rates and accelerations are not included as process states, nor are they included in the EKF measurements in z k (Equation (8)). The acceleration and rate measurements are corrected for being located off the c.g. in Equations (25)- (26), and then are used directly in the right hand side of the process equations (Equations (3)). This is how the process noise is introduced into the EKF system. Another similar EKF implementation can be found in 14 for comparison. The IMU (which is comprised of the accelerometers and rate gyros) gives the 3-axis acceleration, a IMU , and angular rate, ω IMU , of the point at which it is mounted (which is typically not exactly at the c.g.). These measurements are expressed in the body frame and are true values perturbed by two effects, a bias and a measurement noise, as follows:
The GPS gives the position x posGPS and the velocity v GPS of the mounting location of the sensor. These measurements are expressed in the NED frame and are true values perturbed by two effects: measurement noise and latency (i.e. the output provided at time t corresponds to a measurement made at time t-latency). The EKF uses these measurements, corrected for the effects of offset from the center of gravity and measurement noise, as follows:
The latency in the GPS measurements is handled by making the assumption that the latency is small enough that the correction for the measurement will not be significantly different for the current state versus the state at which the measurement actually happened. In the actual implementation, a buffer is maintained that stores a history of estimated states, so that when the residuals are calculated, the measurement is compared with the estimated state at the time the measurement occurred.
The Measurement Noise Covariance Matrix
The measurement noise covariance matrix R k has the form:
where R 11 corresponds to the measurement noise of the GPS position, R 22 corresponds to the measurement noise of the GPS velocity. The assumption is made that T b−>i ∼ =Tb−>i in Equation (27), and thus the measurement noise covariance matrix on x poscg is simply:
The measurement noise covariance on the velocity, v, is more complex. We first letb ω = b ω −b ω be the error in estimating the gyro biases. We then assume thatb ω , w ω , and w v are independent and also that E(b ωb T ω ) is quasidiagonal (i.e. cross correlations are small relative to the autocorrelations). Then the measurement noise covariance matrix on v is given by: 
where x, y, and z are the coordinates of the GPS in the body frame, and P j is the j th diagonal element of the error covariance matrix. The off diagonal terms in R 22 are due mainly to the offset of the GPS antenna from the c.g., and these terms are neglected, resulting in a diagonal measurement noise covariance matrix.
The Process Noise Covariance Matrix
As mentioned earlier, the process noise is introduced to the EKF process by the IMU measurements. Before being used, the IMU measurements are corrected for mounting location by:
The process noise for acceleration is assumed constant in the body axes, so the noise covariance is simply σ 2 acc I 3×3 . Now, considering the equation for the quaternion derivative
and again, assuming that E(b ωb t ω ) is quasi diagonal, and thatb ω and w ω are independent, the process noise covariance Q(t) has the following form:
This is effectively the result of starting with a process noise covariance of σ 2 ω I 4×4 and zeroing the components along the norm of the quaternion (since we have perfect information about the norm). In practice, however, this form for the process noise covariance is singular, so we use σ 2 ω I 4×4 directly. Figure 6 shows the architecture of the neural network adaptive controller and the Baseline Trajectory Generator that acts as the guidance system. The Neural Adaptive Controller (NAC) is an adaptive neural network trajectoryfollowing controller with 18 neural network inputs, 5 hidden layer neurons, and 6 outputs for each of the 6 degrees of freedom. 15−16 The NAC has been extensively flight tested with a wide range of applications including autonomous takeoffs, landings, and trajectory tracking. 17 Furthermore, the stability of the system has been rigorously addressed. 16 A key advantage of the NAC is its ability to accommodate changing dynamics and payload configurations without having to rely on substantial system identification efforts. 16 This feature has been demonstrated by applying the architecture to flight tests of the GTMax research UAV, 17 and the ducted fan powered GTSpy UAV. In Fig. 6 , the Outer Loop Approximate Inversion is created by first generating a linear model of the aircraft around a trim condition while neglecting the coupling between the attitude and translational dynamics. 16 Choosing an invertible control matrix allows for the determination of a linear inverse control law. The outputs of the outer loop inverse law represent the desired values of attitude and angular rate, which are fed to the Inner Loop Reference Model and desired control command for the collective. 16 The Inner Loop Approximate Inversion is based around an invertible, linear, point-mass helicopter model. The gains of the PD linear compensators are chosen to place the poles of the closed loop system's longitudinal dynamics (inner loop PD affects the pitch angle, and outer loop PD affects the fore-aft position) such that the result is favorable longitudinal dynamic closed-loop behavior 16 . The reference models are designed with desirable dynamic characteristics, and they neglect actuator dynamics. The inner and outer loop hedge blocks are used to prevent the adaptive element from trying to adapt to selected system input characteristics.
D. The Guidance and Neural Net Based Adaptive Control Systems
V. Results Generated with the FCS20 Guidance, Navigation, and Control System
E. Simulation-Based Results
The following series of plots were generated using: 1) the Standard Vehicle Interface Library (SVIL) described in Section IV.B, 2) the navigation Extended Kalman Filter (EKF) described in Section IV.C, 3) the Guidance and Control Algorithms described in Section IV.D, and 4) a simulation of Georgia Tech's Helispy (GTSpy) 11-inch ducted-fan UAV (Fig. 7) . Figures 9, 10 , and 11 demonstrate that the EKF correctly estimates the orientation of the system from accelerations and angular rates. In these three plots, the estimated pose angles closely follow the actual angles and do not drift or diverge. Figures 12, 13 , and 14 show that the EKF is removing process and measurement noise from the measurements. Notice that in these three figures, the estimated values are smoother and much closer to the actual values than the measured values are. Figure 14 shows that the EKF is providing state estimates at 100 Hz even though most sensor measurements are taken at a much slower rate. Finally, Fig. 15 demonstrates that the guidance system and Neural Adaptive Controller (NAC) are functioning properly to allow the GTSpy to traverse the desired "box" pattern. 
F. Flight-Test Results
Following initial checkout on Georgia Tech's GTMax UAV, 17 the FCS20 was utilized for guidance, navigation, and control during flight tests of a GTSpy 11 inch ducted-fan UAV 18 ( Fig. 7) . A number of tethered and approximately 10 un-tethered flights using the FCS20 have been conducted.
Results from a flight test in which the GTSpy autonomously executes a box maneuver similar to the one described in Section V.A are shown in Figs 17 through 20. A video clip of this flight can be seen here.
In the flight test maneuver, the box was significantly smaller than in the simulated case. Also, in the flight test maneuver, the aircraft had a zero degree commanded heading throughout the maneuver, whereas in the simulated case, the commanded heading was in the direction of the next waypoint. As expected from the simulation results, the controller performs well during the maneuver. However, comparison of Fig. 15 with Fig. 16 shows that the controller does not track the trajectory as closely as in the simulated case. This is the result of two effects that were not included in the above simulation runs: quantization error on the sensor measurements and atmospheric disturbances. The flight test was performed with light, intermittent wind, whose presence contributed to the decreased performance. There is one large discrepancy occurring on the third leg of the maneuver (See Fig. 16 ). This is probably due to either a larger gust of wind or a large, erroneous GPS position measurement. Figure 17 shows the heading tracking performance. The heading varies from the desired value more than in the simulation but remains within reasonable bounds. Figures 18 and 19 show the position tracking with respect to the body frame axes. Some of the observed errors are due to differences between the commanded and actual attitude. Additionally, some of the large errors noted at times close to 20 seconds are due to the discrepancy observed in the third leg. An additional video clip of the GTSpy being air launched from the GTMax can be seen here. and a video clip of the GTSpy performing a smooth landing can be seen here. 
VI. Conclusions
Utilizing the FCS20 DSP/FPGA system, it was possible to demonstrate a highly capable processor combination (2 GFLOPS) together with an IMU, differential GPS, data link, video transmitter and batteries in a space slightly larger than a soda can (60 cubic inches) and weighing less than one pound. The suitability of the FCS20 for a wide range of vehicles and system requirements was demonstrated by using it for the guidance, navigation, and control of both a large GTMax rotorcraft UAV [17] and a small ducted fan UAV. [18] This illustrates that future small UAV systems can potentially take advantage of far more complex onboard processing than is generally the case today, in this case including 16-state extended Kalman filter and a neural network adaptive flight control system. The hardware and software described could also perform image processing, obstacle avoidance, and data encryption tasks with minor hardware changes.
Future work includes further miniaturization of the overall system volume, particularly with respect to sensors and wireless communication. To effect maximum system parallelization, future plans also include moving functions currently implemented on the Nios TM directly to the FPGA and subsequently eliminating the Nios TM , which is currently the main data bottleneck in the system.
